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E-mail address: wwei99@jlu.edu.cn (W. Wang).Organic thin-ﬁlm transistor memories were realized by inserting a ﬂoating-gate layer in the Nylon 6 gate
dielectrics. The transistors presented signiﬁcant hysteresis behaviors and memory effect. The perfor-
mance of the transistor memories, such as the memory window and the retention time, was improved
greatly by using the separated silver nanoparticles instead of the silver ﬁlm as the ﬂoating-gate. After
the ITO source–drain electrode of the transistors treated by the oxygen plasma, the performance was fur-
ther improved. The operation mechanism of the presented transistor memories was also provided and
discussed.
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Organic electronic devices, such as organic light emitting diodes
(OLED), organic solar cell, organic thin ﬁlm transistors (OTFT) and
organic memory devices, have been attracting increasing attention
because they are promising for lightweight, ﬂexible, large-area,
and low-cost electronics. Among these organic electronic devices,
OTFT memory device is an important member and become a new
hot topic in both the academia and the industry, due to the poten-
tial applications like organic circuits in active-matrix OLED display
[1], sensor-arrays [2], radio-frequency-identiﬁcation (RFID) or
smart card [3]. Up to now, the reported OTFT memory devices
are mainly achieved by using ferroelectric (or ferroelectric-like)
materials, such as PbZrTiO3 [4], poly(vinylideneﬂuoridetriﬂuoro-
ethylene) (PVDF/TrFE) [5–9] and nylon poly(m-xylylene adipa-
mide) (MXD6) [10], as the gate dielectric layer. The direction of
the polarization of the gate dielectric layer modulates the channel
conductance. Actually, the transistor memory devices achieved by
another way with the ﬂoating-gate embedded in the gate dielectric
have been dramatic progressed in the ﬁeld of silicon-based nonvol-
atile memory. However, there are few studies on OTFT memory
devices based on the ﬂoating-gate [2,3,11–15].
In this work, we fabricated OTFT memory devices with the con-
tinuously grown silver (Ag) ﬁlm and the separated silver nanopar-
ticles (Ag-Nps) embedded in the Nylon 6 gate dielectric as the
ﬂoating-gate, respectively. The performance parameters of the
memory devices with the Ag-Nps ﬂoating-gate, such as thell rights reserved.memory window and the retention time, have a prominent
improvement compared with that of the memory devices with
the Ag ﬁlm ﬂoating gate. The memory performances can be further
enhanced by treating the indium tin oxide (ITO) source–drain elec-
trode with the oxygen plasma before the memory devices
fabrication.
2. Experiment
The presented transistors were designed to be top-gate struc-
ture. Three different type memory devices with the structure
cross-section schematic diagram shown in Fig. 1(a) were fabri-
cated. The ITO coated glass slides were used as the substrate. The
ITO was selectively patterned by photolithography to form the
source–drain electrodes, which allowed us to select arbitrary
dimension for the channel, such as in the range of 1–103 lm, and
to keep a very small area of the source and the drain electrodes
for reducing the parasitic capacitance between the gate-source
and drain. Here, the channel length/width and the ITO electrodes
line width are deﬁned as L/W = 50 lm/1000 lm and 50 lm,
respectively. After cleaned by the routine method, the patterned
substrates were put into the vacuum chamber. The pentacene ﬁlm
was thermally evaporated onto the substrates at a rate of about
0.8 Å/s under a pressure of 104 Pa and the resulting thickness
was 60 nm. And then, the tunneling layer Nylon 6 ﬁlm with a
thickness of 20 nm, the ﬂoating-gate layer, and the blocking layer
consisted of Nylon 6 ﬁlm (230 nm) and Teﬂon ﬁlm (150 nm) were
thermally deposited in sequence. The rate of Nylon 6 and Teﬂon
was 1 Å/s. Using the double-insulator layer of Nylon 6/Teﬂon to
improve the performances of OTFTs has been demonstrated in
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Fig. 1. (a) Cross-section schematic diagram of our organic thin-ﬁlm transistor
memories with Ag ﬁlm or Ag-Nps as the ﬂoating-gate. (b) The plane schematic
diagram of the source, drain and gate electrode.
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thermal depositing 100 nm aluminum (Al) as control gate elec-
trode with a line width of 1 mm. The plane schematic diagram of
the source, drain and gate electrode is shown in Fig. 1(b). Each
layer (except the ITO source/drain electrodes) was patterned by
the relevant shadow mask. And the thickness of each layer can
be controlled accurately by the quartz crystal thickness monitor,
which is important for devices characteristics, especially for the
thicknesses of the tunneling layer and the ﬂoating-gate layer. For
the transistor A, 8 nm thickness Ag ﬁlm was continuously grown
as the ﬂoating-gate layer. The transistor B and the transistor C have
a same structure, with a 15 nm thickness separated Ag-Nps as the
ﬂoating-gate layer, realized by co-evaporation Ag and Nylon 6 at
the rate of 0.3 and 0.7 Å/s, respectively. Before the substrate was
put into the vacuum chamber, the ITO electrodes of the transistor
C were treated by the oxygen plasma for 10 min, but the transistor
A and B did not. The electrical characteristics of the transistors
were measured using two Keithley 2400 source-measure units in
dark and ambient air at room temperature.Fig. 2. The atomic force microscopy (AFM) images of the continuously gr3. Results and discussion
Fig. 2 presents the atomic force microscopy (AFM) images of the
continuously grown Ag ﬂoating-gate layer and the Ag-Nps ﬂoating-
gate layer, processed at the same condition with the transistor A, B
and C. The continuously grown Ag forms into a successive ﬁlm
with a rougher surface morphology (RMS roughness of 1.69 nm),
as shown in Fig. 2(a). Fig. 2(b) shows that Ag is separated to form
nanoparticle islands and distribute well on the surface of the Nylon
6 ﬁlm, which is agree with our initial experimental design. As esti-
mated, the mean surface density of Ag-Nps is 5–8  108 cm2 and
the high of Ag-Nps is 4–12 nm.
The IDS–VDS characteristics of the typical ﬂoating-gate transis-
tors at different VG are shown in Fig. 3. The transistor A features
a normal p-channel OTFT in a hole-accumulation mode with ap-
plied negative VG. For the transistor B, the IDS–VDS characteristics
present normal-on at VG = 0 V and its spacing presents abnormal
at the larger negative VG, too. These two characters are more prom-
inent for the transistor C, which are direct correlative with the
memory feature of devices. Data presented in Fig. 3 are recorded
when the VG is applied from positive to negative.
The transfer characteristics (IDS–VG) of the typical ﬂoating-gate
transistors are shown in Fig. 4 in the linear region with VDS = 2 V.
The signiﬁcant anticlockwise hysteresis loops are observed when
cycling VG is applied to three transistors. And these hysteresis
behaviors have no obviously change after 10 cycles, which suggest
that the presented transistors have memory effect. When the VG is
larger than the threshold voltage VT, two different phases can be
deﬁned based on the variation of the curve IDS–VG of these three
type transistors. One is the conventional phase with the IDS increas-
ing linearly with the VG. Another is the unconventional phase at
more negative VG indicated by the circle in Fig. 4.
The IDS can be described in the following equation in the linear
region:
IDS ¼ WL lCi VG  VT 
VDS
2
 
VDS ð1Þown Ag ﬂoating-gate layer (a) and the Ag-Nps ﬂoating-gate layer (b).
Fig. 3. The IDS–VDS characteristics of the OTFT memories. The data shown here are
recorded with the VG descent from positive sign to negative sign.
Fig. 4. The transfer characteristics of the OTFT memories. The data shown here are
recorded with the VG sweeping from positive sign to negative sign and then
backtrack.
Table 1
Characteristics comparison of our three different OTFT memories.
Transistor
A
Transistor
B
Transistor
C
VT-nd (V) in negative direction 4.0 2.5 2.5
VT-pd (V) in positive direction 1.5 5.0 11.9
DVT (V)memory window 2.5 7.5 14.4
l-nd (cm2/V s, VG swept in negative
direction)
0.18 0.18 0.47
l-pd (cm2/V s, VG swept in positive
direction)
0.15 0.12 0.24
The retention time (s) 1–2 17 140
W. Wang et al. /Microelectronic Engineering 91 (2012) 9–13 11So, the ﬁeld-effect mobility l can be calculated from the following
equation,
l ¼ L
WCiVDS
@IDS
@VG
 VDS ¼ const ð2Þ
where Ci is the gate dielectric capacitance per unit area, which can
be considered as two capacitors in series with the tunneling layer
and the blocking layer. That is to say the l is directly proportional
to the slope of IDS versus VG. At the conventional phase, the same
mobility l-nd = 0.18 cm2/V s can be obtained for the transistor A
and the transistor B at VG swept in negative direction due to the
same processing conditions leading to the same morphology of
the pentacene and the Nylon 6/pentacene interface. However, the
mobilities at VG swept in positive direction have a clearly decrease,
with l-pd = 0.15 cm2/V s and 0.12 cm2/V s for the transistor A and
the transistor B, respectively (as shown in Table 1). The larger
mobility of l-nd = 0.47 cm2/V s and l-pd = 0.24 cm2/V s for the tran-
sistor C are obtained, which should be ascribe to the increase of ITO
work function and the enhancement of hole-injection efﬁciency
realized by source–drain electrode treatment with the oxygen plas-
ma [17].
The VT for three transistors extracted from the linear region of
the transfer curve IDS–VG at both VG sweeping directions, are also
shown in Table 1. The remarkably positive shift of the VT, obtained
at the VG swept in positive direction compared with the VG swept innegative direction, can be observed for three transistors. The mem-
ory windows (DVT), signiﬁed as the shift of VT, is one of the impor-
tant performance parameters of the memory, with the value of
2.5 V, 7.5 V and 14.4 V obtained for the transistor A, B and C,
respectively.
There is distinct difference for IDS–VG curves of these three tran-
sistors in the unconventional phase, with the increasing rate of the
IDS with the VG decreased slightly for the transistor A, and de-
creased sharply for the transistor B. However, for the transistor C,
the IDS changes to be decreasing with the VG. This evolution trend
of the IDS–VG curve, together with the increases of the value l-nd–
l-pd and the DVT in the sequence of the transistor A, B and C, sug-
gest that and the electric and memory performances of the present
transistors are greatly depended on the features of the ﬂoating-
gate and the source–drain electrode.
A possible explanation for the operating mechanism of present
OTFT memories was provided and discussed in following. The
holes, accumulated under applied negative VG, some of them ﬁll
the traps of the pentacene/Nylon 6 and the Nylon 6 bulk, and some
of them can inject into the ﬂoating-gate from the channel by the
tunneling effect under enough negative VG, and the others trans-
port in the channel under applied VDS. The memory effect is attrib-
uted to the charge storage in ﬂoating gate. In the conventional
phase, the number of the transported holes increases linearly with
the VG, which result into the IDS increasing linearly with the VG. In
the unconventional phase, the holes, injected into the ﬂoating-gate
and ﬁlled the traps, increase with the VG. So, the holes, transported
in the channel, are not increase linearly with the VG. The holes re-
sided in the ﬂoating-gate can result into a build-in electric ﬁeld,
which also weaken the effect of the VG on the channel. The exper-
iment data indicate that the ﬂoating-gate with Ag-Nps can storage
more holes than that with Ag ﬁlm, and the increase of the ITO work
function avail to the hole injection into the ﬂoating-gate, too. The
increase of the holes storage in the ﬂoating-gate in sequence of
transistor A, B and C, results into the different evolution trend of
the IDS–VG curve in the unconventional phase, and the DVT. The lar-
ger IDS and the smaller mobility indicate that there are more holes
transported in the channel, which can be attributed to more holes
ﬁlled in the pentacene/Nylon 6 interface traps at more negative VG,
during the VG swept at positive direction compared with that in
negative direction. However, the scattering effect of the holes ﬁlled
the traps result in the different of l-nd and l-pd.
The programming (P)/erasing (E) can be deﬁned as the states
with the holes injecting/rejecting the ﬂoating-gate under the ap-
plied negative/positive VG. Thus, the reading (R) 1-state/0-state
can be veriﬁed by measuring the IDS upon the application reading
VG. Two storage cycles of the transistor A at VDS = 2 V with
VG = 10 V/2 V/5 V for P/R/E operation, respectively, are shown
in Fig. 5a. The every operation state keeps on 25 s and the data
are recorded by every 0.1 s. The transistor A shows distinct
storage cycle performance. However, the IDS at reading 1-state
and 0-state present clear degradation. It is only 1–2 s for the ratio
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0-state) decreases to be 25% of the initial value. Two storage cycles
of the transistor B and the transistor C at VDS = 2 V with
VG = 15 V/0 V/15 V for P/R/E, are shown in Fig. 5b and c, respec-
tively. The every operation state keeps on 5 s and the data are
recorded by every 0.1 s. It can be seen that these two transistors
show better storage cycle performance. The memory properties
can yet keep after 100 cycles, and the currents remain repeatable
without prominent degradation. It can be seen that the IDS,0-state
show sharp degradation at initial short read time, which should
be attributed to the sign instantaneous change of VG. The lower
mobility of organic semiconductor and the existence of traps at
pentacene/nylon 6 interfaces should be the main reasons, leading
to the slow response of holes density in the channel to VG.ForFig. 5. Two storage cycles for: (a) transistor A with Ag ﬁlm ﬂoating-gate, (b)
transistor B with Ag-Nps ﬂoating-gate and (c) transistor C with Ag-Nps ﬂoating-gate
and ITO source–drain electrode treated by oxygen plasma.
Fig. 6. The retention time of the reading 1- and 0-state for: (a) transistor B; (b)
transistor C.further describing the charge storage performance, the data reten-
tion time of the transistor B and the transistor C were measured
after the P/E pulse at VG = 15 V/15 V for 10 s, respectively, with
the data recorded by every 1 S at VDS = 2 V and VG = 0 V, as shown
in Fig. 6. The normal double logarithmic linear relation with the
IDS,1-state and the IDS,0-state versus the retention time can be observed.
A simulation function can be established for describing the reten-
tion time performances of the present OTFT memories, as shown in
following: IDS,T = IDS,1  Ta, here, the IDS,T means the IDS,1-state or the
IDS,0-state at the time T, IDS,1 is the IDS,1-state or the IDS,0-state at the time
T = 1 s, T is the retention time, a is the coefﬁcient of the reading
current degradation. The corresponding ﬁtting results are shown
in Fig. 6a and b, respectively. Smaller the absolute value of a, the
IDS,1-state or the IDS,0-state is more stable. The degradation rate of
the IDS,1-state is slower than that of the IDS,0-state. It need about 17 s
and 140 s for the ratio of the I1-state/I0-state degrades to be 25% of
the initial value in the transistor B and the transistor C, respec-
tively. These results indicate that the transverse loss of the storage
charge in the Ag ﬁlm ﬂoating-gate layer is more clearly than that
in the Ag-NPs ﬂoating-gate, and the treatment of ITO by oxygen
plasma is beneﬁcial the holes to inject into the deep lever of the
ﬂoating-gate, which can prolong the retention time of memory.
4. Conclusions
We have successfully realized organic thin-ﬁlm transistor
memory by inserting the ﬂoating-gate layer of Ag ﬁlm and Ag-
Nps within the Nylon 6 gate dielectrics. The hysteresis and mem-
ory effects performances are attributed to charge stored in the
ﬂoating-gate. The performance parameters of OTFT memories,
such as the memory window and the retention time, can be
improved with Ag-Nps instead of the Ag ﬁlm as the ﬂoating-gate
W. Wang et al. /Microelectronic Engineering 91 (2012) 9–13 13layer due to more holes storage in the ﬂoating-gate and the
decrease of the transverse loss of the storage changes in the
ﬂoating-gate layer, respectively. These performance parameters
can be further improved by treatment the ITO source–drain
electrode with the oxygen plasma, which beneﬁcial more holes
to inject and storage in the deep lever of the ﬂoating-gate.
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